MicroPlaneSystem/Hardware/Platine/mps_V05.pro

41 lines
846 B
Prolog
Raw Normal View History

2018-11-13 22:36:08 +01:00
update=Sa 10 Nov 2018 14:22:28 CET
2018-10-07 21:16:02 +02:00
version=1
last_client=kicad
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[general]
version=1
2018-11-13 22:36:08 +01:00
[eeschema]
version=1
LibDir=
2018-10-07 21:16:02 +02:00
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=./
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
2018-11-13 22:36:08 +01:00
SpiceAjustPassiveValues=0
2018-10-07 21:16:02 +02:00
LabSize=60
2018-11-13 22:36:08 +01:00
ERC_TestSimilarLabels=1